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I. INTRODUCTION
Silicon material and devices have continued todominate
the integrated circuit industry for the last threedecades.
Silicon is undoubtedly themost widely researchedsemicon-
ductor.The projections of new investments on researchand
development on submicron CMOS and BICMOS processes andcre-
ation of SEMATECH show the commitment to this material for a
long time in the future. Silicon has been through ahistory
of continuingperfection.Improved perfectionofsilicon
crystals willenhancedevice andcircuit performanceand
reliability .There has been a constant interest inimper-
fections and impuritiesin the crystalsand devicessince
earlysemiconductor diodes through today's ULSI circuits.
Resent submicron process developmentshave exposedthe
needforwellunderstoodmaterials characterization.
Specifically the power supplyscaling for submicronMOSFET
devices from 5.0 volts to 3.3 or 2.2 volts due to hot carri-
ers requiresanin-depth defectcharacterizationatthe
Si -SiO2 interface.Since thesubject of imperfectionsand
defects tends to bea dynamic andrapidly changing, itis
difficult to obtain a clearpicture of the availabledata.
One of the important considerations is the condition of each2
individual industrial oruniversity laboratory.Sincethe
defects and imperfectionsare very closelyrelated tothe
yield and cleanliness of the equipment set and theprocess,
a unifiedand comprehensivetheoryis verydifficultto
obtain.For example, leakage currents of 4 pA to 500 uA per
stacking fault have beenreported, and for dislocationsin
siliconenergy levelsfrom 1.2eVto 0.3eVhavebeen
measured.
There are two mainparts to thisresearch work, thefirst
part is related to the electrical characterization of oxygen
induced microdefects and the other part is relatedtosub-
micron device reliability. In bothcases it has beenfound
that the role of carbon is the determining factor.
1.1 ELECTRICAL CHARACTERIZATIONON OXYGEN INDUCEDMICRODE-
FECTS
Oxygen in silicon was discovered by C.S. Fuller at Bell
labs in 1954.He reported the observation of oxygen related
thermal donorswhich appearon annealingat 450C.This
discovery marked thebeginning ofwhat we nowknow tobe
process-induced defects.However many other process-induced
defects have appearedsince then, e.g.,metal relatedde-
fects, oxiderelateddefects,newthermaldonorswhich
appear at650 Cand ion-implantationdefects.Therehas
been considerable progress on the microscopic identification
of defects with the use of better tools such as SEM and TEM;3
however the electrical characterization has been limited.
In this work CZ-grownwafers with oxygenconcentration
of about 1.0x101' cm-3 were heat treatedto induce alarge
number ofprecipitatesandstackingfaults.Deeplevel
transient spectroscopy (DLTS) and photocapacitancemeasure-
ments indicateda correlationbetween thestackingfault
size and trap density when the initial carbon level is below
the measurement system'sdetection limit.An energylevel
of E,-E,=.48ev has been detected with both DLTS and photoca-
pacitance measurement systems.However, wafers with a small
trace of carbon did notshow any electrical activity,even
in the presence of stacking faults.
1.2 SUBMICRON N-CHANNEL MOSFET DEVICE RELIABILITY
Device problems due to hot carriers have been recognizedas
one of themajor constraints insubmicron devicescaling.
The injection of hot carriers generated by impact ionization
in the highfield region degradesthe devicecharacteris-
tics.
Submicron n-channel transistorswere subjected tohot
carriers aging to investigate the properties of electrically
active defects in SiO2 and at Si -SiO2 interface.Thesede-
fect are important becausehot carrier causeinstabilities
in threshold voltage and drive current.Devices with effec-
tive gate lengths of .8micron were subjected to hotelec-
tron (high and medium Vg) and hot hole degradation condi-4
tions (high V..1 and low V, )and then to high temperatureto
investigate the detrapping as a function of temperature.
Carbon was implanted at 15 Kev with concentrationsof
1E16 to 1E20 /cm' and also was incorporated during growth of
a silicon ingotat 2.4 PPMA.Carbonreduced thedevice's
aging process. Thissuggests anewway toimprovethe
Si-SiO2 interface thatwith optimization mightbe ableto
provide of submicrondevices with nohot carrierdegrada-
tion.5
2. TECHNICAL BACKGROUND
In this chapter, the theoretical backgroundofoxygen
induced micordefectsand devicehot carrierseffectsare
described.The firstsection willdiscuss n-typesilicon
heat treatments, microprecipitates,stacking faultgenera-
tion and their electrical activity.The second section will
be on n-channelMOSFET transistorhot carrierreliability
effects.
2.1OXYGEN INDUCED MICRODEFECTS IN N-TYPE SILICON
The growth of high-purity silicon material and the fab-
rication ofelectronic devicesandcircuits usesalong
series of complicatedchemical, physicaland thermalpro-
cesses.Silicon ismanufacturedby refiningsilicasand
through several carbon reduction steps.The result is known
as polysiliconwhich isusedfor singlecrystalsilicon
production.Single crystal silicon is produced in theform
of longcylindrical ingots.Theseingots areslicedand
chemicallyandmechanicallypolishedtoproducedam-
aged-free surfaces.Throughout theseprocesses thepurity
requirement are extremely high and normally in the partper
billion range.6
2.1.1 OXYGEN IN SILICON
Oxygen is incorporatedin siliconduring thecrystal
growth at a concentration of 103-8 atom/cm3 .The source of
oxygen is the reaction of molten silicon withits container
(quartz crucible).Theoxygen concentration variesalong
a silicon ingot,from ahigh oxygenconcentration atthe
seed section toa low concentrationat thetangsection.
This isdue to crucible-melt interface contact area.Other
factor such as crucible rotation velocityaffect the disso-
lution rate of oxygen from crucible into the melt and can be
used to make an ingot with relatively uniform oxygen concen-
tration. The solubility of oxygen in silicon decreases expo-
nentially with temperature[1].This means attemperature
higher than300 Coxygen becomesmobile andreducesits
supersaturation via outdiffusion or formation of SiO. (clus-
ter precipitates).Kimerling andPatel [2] have summarized
the behavior of oxygenin silicon withheating invarious
temperature regimes as following.
(1)400-500 C: Electricallyactive, oxygen-relateddonors
are formed,presumably due to oxygen aggregates.No direct
evidence of such complexes exist.
(2)600-700 C: First visible evidence of oxygenprecipita-
tion,rodlike structure identified (small 20 A amorphous pre-
cipitates.
(3)800-1000C:Platelikestructureswith(100)habit
planes ( presumably amorphous) in size ranges of 100-5000 A.7
(4)1000 C:Platelike precipitateaccompanied bypunched
outprismaticdislocationloopsandextrinsicstacking
faults with the associated colonies.
(5) 1200C:Large polyhedralprecipitatesidentifiedas
being amorphous and large extrinsic stacking faults.
In our work a two step heat treatment was used; a 750 C
for the nucleation step and1050 C for precipitategrowth.
The nucleation and growth of precipitates have beenstudied
extensively since 1976[3-8].However, the nucleationki-
netics isnot yetwell understooddue tothe varietyof
starting silicon specimens.In contrast, the growthkinet-
ics of bulk stackingfaults formed by oxygenprecipitation
has beenmodeled.A briefdescription ofnucleationand
growth mechanisms will be presented.
2.1.2OXYGEN PRECIPITATION
Oxygen interstitials are supersaturated during cooling
of crystal growth. They tend to cluster and form largepre-
cipitates (afew 1000A ), butmost ofthem formsmall
embryos of about10-40 A atsites of oxygeninterstitials
which is calledHOMOGENEOUS NUCLEATIONorat othersites
(other impurities suchas carbon )which isHETEROGENEOUS
NUCLEATION. Formation of embryosrequires a certainlength
of time, i.e., induction time(long at low temperatureand
short at hightemperature).Therefore, during thecooling8
process of the silicon ingot more embryos are formed at high
temperature. The size and density of large and small precip-
itates dependsonconcentration ofoxygeninterstitials,
number of heterogeneous nucleation sites, and the growth and
cooling condition of the starting wafer.
2.1.3 NUCLEATION MODEL
Homogenous nucleationcantake placeinsiliconif
there is a large driving force, i.e., a departure from equi-
librium, suchas supersaturationofsolute atomsinthe
crystal.The embryos formed in homogeneous nucleationmust
become large enough to exceeda certain critical radiusin
order for precipitates to grow.This is based on the theory
developed by Volmer et al [8] to explain the combinationof
surface energy and volume energy necessary for an objectto
grow.As a particle grows due to precipitation, a newsur-
face is created; henceenergy mustbe added, and thusthe
surface freeenergy isalways positive.Thevolumefree
energy is negative, becauseas aprecipitate grows itre-
moves oxygen atoms fromthe silicon crystal and the overall
material system becomes closer to equilibrium.Thus the two
opposing free energies are added together and the freesur-
face energy is initially larger than the free volume energy.
As the radius of the particle grows in size, the sum ofthe
free energies goes through a maximum at a radius r,,(called
the critical radius).The condition of maximum freeenergy9
corresponds to the state of minimum stability of theprecip-
itate particle.Therefore,aparticlewithradiusless
than rc, can lower itsfree energy bydecreasing itssize,
and thuswilltend todissolve;a particlewithradius
larger than rc, can decrease its overall free energy by grow-
ing [9].
Wada [8]used theVolmer theoryand developedageneral
equation for the nucleation rate Jas,
JG JZNWlexp(7--T )exp(--t-t1) (11
where Z is the Zeldovichnon-equilibrium factor, W* isthe
frequency factor, Nthe atomic nucleation site density,4G
is the freeenergy for formationof the criticalnucleus,
and tithe induction time.Figure 1 showsthenucleation
rateof oxygenprecipitatesasafunctiontemperature.
Wada et al [8] also proposed the overallnucleation process
as
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Figure 1)Nucleation rateof precipitatesvstemperature
after Wada et al [8].11
2.1.4GROWTH OF BULK STACKING FAULTS (BSF)
The formationof stackingfaults involvesthelocal
accumulation of excess planes of atoms (extrinsic) or reduc-
tion planes of atoms (intrinsic).Stacking faults insili-
con were initially found to be extrinsic in nature andwere
bounded by partialdislocation loops basedon TEMstudies
[10].Stacking faultscan forminIC processessuchas
epitaxy growth ,ionimplantation, siliconoxidationand
from oxygen micro-precipitategrowth.The source ofthese
extra atoms includessupersaturated self-interstitialsand
self-interstitials created during the growth of oxygenpre-
cipitates (Thisisreferred toastheself-interstitial
model).Recently, therehave beensome experimentalevi-
dence [11] that suggestsboth self-interstitials insuper-
saturation and vacanciesin undersaturation coexistduring
oxidation.A model based on vacancies in undersaturation (
referred to as the vacancy model) has been proposed for bulk
stacking fault growth [12].J. Patel [13] proposed amodel
for the formation of stacking faults inheat treatedsili-
con containing oxygen (Fig. 2).During the nucleation ofa
precipitate (at 700C ),which ispresumed tobe Si02a
volume change associated with the growthof the precipitate
occurswhich isVSi02 / VS_i_ =2; thus a dislocation is then
generated aroundthe precipitate.Duringsubsequentheat
treatments theparticle growsby thediffusion ofoxygen
from thesurrounding siliconmatrix toitssurface.The12
large volume change associated withthe growth of thepre-
cipitate isaccommodatedby thedisplacementofsilicon
atoms.These excess silicon atomscan either diffuseaway
and form a Frank loop or can cause the growth of bulk stack-
ing faults.
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Figure 2) Schematic of the stages in the development of bulk
staking faults after Patel [13]
Mahajan et al [4] propose a slightly different role for
oxygen in their BSF growthmodelwhich is shown inFigure
3.It is assumed that the initial stage in the formation of
a stacking fault is the formation of silicon-oxygen clusters
on [111] planes.When the oxygen atoms occupy positionbe-
tween pairs of silicon atoms along <111> directions, acom-
pression of the adjoiningsilicon matrixalong <111>will13
result.For the growth of the Si-0 clusters siliconinter-
stitials must be emitted into the silicon matrix. When these
silicon interstitials reach acertain critical level,they
can condense into Frank loops. Further growth of BSFoccurs
by repeating the Si-0 formation process.
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Figure 3) Schematic of the formation of an extrinsicstack-
ing fault after Mahajan et al [4].14
2.2 CARBON IN SILICON
Carbon isintroducedintosilicon asearlyasthe
polysilicon manufacturing during whichthe initial stepis
thereduction of silicon by reaction of quartz withcarbon
[14].Carbon also can be introduced into silicon during the
Czochralski process fromthe crystalgrowth chamber[15].
The concentrationrange ofthe carbonatoms canbefrom
below measurementdetectionlimits (forFTIRthisis
101/cm3) to2.5x102--7/cm3.The roleof carbononoxygen
precipitation and its electrical activity in silicon has not
been well understood.Seigo Kishino [5] argues that inthe
heterogeneous nucleation model the carbon atoms are thenu-
cleation sites.However, Kung et al[16] did not findany
correlation between a reduction in the carbonconcentration
and oxygenprecipitation.Hahn etal [17]recentlyhave
shown that oxide precipitates (OP's) increase withincreas-
ing substitutional carbon concentration.They also found in
samples with high carbon concentration the stress at Si/Si02
is lower throughformation ofSiC. The mostinteresting
observation has been madebyBaileyet al [18] whofound
that carbon can be gettered to damage sites such as disloca-
tions, stacking faults andwafer surfaces.Figure 4shows
typical stacking faults with large dislocations and precipi-
tates whichare observedat thecorners ofthestacking15
faults.Scanning Auger dataalso showed that theprecipi-
tates have ahigh concentrationof carboninstead ofthe
expected heavy metals.16
Stacking
Fault 1
Sputter
Time (Min.)
Atomic Relative Percent
C 0 Si
Corner-1 1.0 30.7 4.0 65.1
5.0 1.5 84.4
Corner-2 1.0 24.9 4.1 70.8
5.0 25.7 2.2 72.0
Corner-3 1.0 31.3 6.4 62.2
5.0 43.0 2.7 54.1
Corner-4 1.0 37.4 9.0 53.5
5.0 38.8 1.7 59.3
Clear Area
Next To Fault 1.0 2.2 2.1 95.6
5.0 0.0 1.9 98.0
Figure 4)Scanning Auger data showing a highconcentration
of carbon at stacking faultnumber 1 corners and nocarbon
in the clear area next to the faultsafterBailey [18].17
2.3 ELECTRICAL ACTIVITY OF MICRODEFECTS IN SILICON
The problem of electricalactivity of silicondefects
in general and oxygen induced microprecipitates and stacking
faultsin particular has been a complex and often confusing
issue.No one betterthan Sokrates T.Pantelides hasex-
plained this problem inhis recently edited publishedbook
[19], He wrote " Withadvent of the junction techniquesin
1970's (deep level transient spectroscopy )quit often the
results ofdifferent experimentsor differentresearchers
were in disagreement,butthe originsof thediscrepancies
were notusuallyinvestigated. Typically,measuredcross
sections would be fit to a simple model to locate the energy
levels in silicon bandgap. This typeof work led to apro-
liferation of energy levels quotedin the literature fora
given impurity. There waslittle effort spent onverifying
whether the energy level thus reported indeed correspondto
simple impurities orcomplexes. This confusionled tothe
often-mention quote: the deeper the level, the shallower the
understanding."
In this work, an energylevel for stacking faultshas
been determined. However, the sole purpose is not the energy
level, but rather acomparative study between sampleswith
different concentrationsof oxygenand carbonimpurities.
In the nextsections, areview of currentdata aboutthe18
electrical activity of dislocations, silicon afterdeforma-
tion,oxygen inducedprecipitation,andstackingfaults
will be presented.
2.3.1ELECTRICAL ACTIVITY OF DISLOCATIONS
A literature search for electrical activity of disloca-
tions in silicon revealed the proliferation of energy levels
reported for this defect.Dislocations have been extensive-
ly studied for their effect on transport properties suchas
mobility, lifetime, conductivity and their energy levelsin
silicon crystals.Glazer et al [20] found an acceptor level
below conductionband(E,-E= .52eV)for dislocationsin
siliconusinglifetimemeasurements.Petaletal[21]
found E,-E,= 1.2 +/- .2eV using dislocation velocitymea-
surement in 1968.Erofeev [22] found E,=.58 eV with Patel's
measurement method[21].Jones [23]based ontheoretical
methods found E,=.8 eV.Grazhuis [24] reported a E,=.43eV
+/- .03 eV using the Hall Effect.Patel [25] again in1977
reported a E,=.63 eV usingDLTS.Finally Weber et al[26]
found alevel at.68eV withtheelectronparamagnetic
resonance (EPR)measurement method.Therewere otherre-
ported energy levels for dislocations in silicon whichvary
from one laboratory toanother.A schematic of thedefect
energy levels due to dislocations by a variety ofdifferent
techniques is shown in Figure 5.19
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Figure 5)Schematiccomparisonof dislocationlevelsin
silicon by avariety ofexperimental techniquesKimerling
[2]
2.3.2ELECTRICAL ACTIVITY OF DEFECTSIN SILICON AFTERDE-
FORMATION
Deep level defects are generated after siliconsamples
are plastically deformed. Indeformed samples thedisloca-
tion density canreach 10' -109per cm2.P.Omling etal
[27] used deep level transient spectroscopy (DLTS) and elec-
tron-paramagnetic resonance(EPR)toinvestigateinduced20
deep level defects after plastically deforming n-typesili-
con samples at 650 C.Figure6 shows the DLTS spectrafor
four traps,labeled A, B, C, and D.With differentdeforma-
tions the B and D traps are clearly resolved, however both A
and Care morecomplicated andnot easilyresolved.Our
results (chapter IV) also show a dominant level verysimi-
lar tolevel Dfor sampleswith oxygeninducedstacking
faults and low carbon concentrations.Omling's EPRresults
show DLTS lineD is dominantin strongly deformedsilicon
and shows characteristics which are comparable toSi-Kl/K2.
Photo-EPR shows a midgap level of this center (D level)and
from a comparison of the DLTS lines with EPR centers, Omling
suggestedthe D lineis related to" dangling bond"cen-
ters..7 % DEF
N dis=5.0E7/cm2
1.5 % DEF
N dis=2.0E8/cm2
2.7 % DEF
N dis=6.0E8/cm2
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Figure 6) DLTS spectra for different deformations inn-type
siliconafter Omling [27]
2.3.3ELECTRICAL ACTIVITY OF OXYGEN PRECIPITATES (OP'S)
J.M. Hwang and D.K. Schroder [28] proposed a modelfor
the electrical activity of oxygen precipitates (OP) based on
a Si and SiO2 interface model.They observed thatlifetime
degradation is mainly due to OP's and that recombinationat22
OP's takesplace throughthe Si/OPinterface.Theyalso
observed that lifetime degradation is more severe inp-type
silicon than n-type for similar densities and sizes of OP's.
A model was presentedbased on aband bending aroundOP's
which is causedby positivefixed chargessimilar tothe
Si /SiO2 interface.Figure 7 illustrates that in p-type sil-
icon samples a depletion regionis formed around OP'spro-
viding a large collection volume for minoritycarriers,i.e.
electrons.In n-type the positive charge causes anaccumu-
lation layer which could act as reflecting barrier to minor-
ity carriers or holes.M. Miyagi et al [29] also showed the
effect of OP'son minoritycarrier lifetimes.Theyfound
that homogenousOP'sdecreasedthelifetimewhentheir
length isgreater than100 A.Miyagiindicated thatthe
heterogeneous nucleated OP'sare about 1000A in sizeand
normally causethe lifetimedegradation.Figure 8illus-
trates the lifetime as function of OP density andannealing
time.23
OP
(b)n-Si
Figure 7) Schematic band diagramswith band bending dueto
positive fixed charges in OP's after Hwang and Schroder [28]
1000
10
Annealing time t( hours)
Figure 8) Lifetime and OP density as a function of annealing
at 850 C after Miyagi [29]24
2.3.4ELECTRICAL ACTIVITY OF STACKING FAULTS (SF)
The perfect silicon lattice canbe described as ase-
quence of planes such as AA'BB'CC'AA'BB'CC' (stackedin
(111) directions).
In the case of intrinsicstacking faults a pair ofplanes,
sayBB'ismissingthenthelatticesequencebecomes
AA'1CC'AA'BB'CC' For extrinsic stacking faults an extra
plane,sayBB'isinsertedbetweenCC'andAA'suchas
AA'BB'CC'BB'AA'BB'CC'
Weigal et al[30] concluded thatthere is aonly aminor
charge distribution around a stacking fault.L.C. Kimerling
et al[31] reportedanenergy levelof Ec-Et=.1evfor
undecorated extrinsic faultsusing charge collectionscan-
ning electron microscopy.Ogden et al [32] compared data in
the literature for leakage current per stackingfault.The
calculations were from electrical measurements andstacking
faults counts after preferential etching. Ogden found values
ranging from 4 pA to 500uA per stacking fault which isan
eight order of magnitudes variationfrom one report toan-
other one.A major part of this wide range of leakagecur-
rent has been attributedto decorated stacking faultswith
impurities (primarily transitionmetals such as
Ni,Co.,Pd,Cu,and Fe). Seidel et al[33] found that aclean
stacking fault (no decoration)cancontributeonlyin
order of 0.1to 10 pAto the reversecurrent of adiode.
The discrepancies in theelectrical activities ofstacking25
faults which are similar tothose of dislocations couldbe
due to differenttypes ofstacking faults,i.e., ionim-
plantationstackingfaults,oxidationinducedstacking
faults or oxygen precipitation induced stacking faults. Some
of the differencesalso might bedue to processingcondi-
tions and wafer thermal history.26
2.4 N-CHANNEL HOT CARRIER RELIABILITY
MOSFET devices arebeing continuouslyscaled downin
size while the power supply remains fixed at 5.0 volts (how-
ever for devices of gate lengthbelow half a micron ithas
to be reduced to 3.3or less with current materiallimita-
tions); as a result the maximum electric field in thechan-
nel increases.If the electric field in the channel becomes
too large, hot carriers canbe generated which couldcause
device degradation and reliability problems [34-35].Figure
9 illustrates the three main hot carrier effects: hot carri-
er generation, injection and trapping.
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Figure 9) Hot carrier effects in n-channel devices27
Since our workis focusedon the materialaspects ofhot
carrier effects, it is the trapping and detrapping ofelec-
trons and holesthat will makeup the majorpart ofthis
section. However, hot carrier generation and injectionwill
be discussed briefly.
2.4.1 Hot CARRIER GENERATION
In MOS transistor's the gate and substrate currents are
referred to anomalous currentswhich are measured atback-
side andat gatecontacts.These currentare largestin
short channel devices where the channel lengths, doping con-
centrations and junction depthshave all beenscaled.One
parameter which is not usuallyscaled is the drainvoltage
which causes a high field of about 105 to 10' V/cm nearthe
drain.This high field which is parallel to the channel, is
the result ofthe scalingthe channellengths anddoping
concentration without scalingthe drainvoltage.Carriers
which pass through this highelectric field region areac-
celerated to the point of impact ionization which can result
in formationofelectron-hole pairs.Theseelectron-hole
pairs in turn can beaccelerated by the electric fieldand
ifthismultiplicationcontinueswithoutbound,then
avalanche breakdown results.28
IMPACT IONIZATION
Impact ionization imposesan upper limiton there-
verse bias junction breakdown voltage.Zener [36] explained
the highfield breakdownmechanism, i.e.above 10'V/cm.
McKayet al [37] have provided an explanation forelectri-
cal breakdown at lower fieldsby showing that carriersin-
jected into depletionregions can createmore carriersby
impact ionization.Ifais theionizationrate perunit
length can be written as
dal(no+ ni)a= na dx (3)
where nois thenumberof injectedelectron isthe
number of electron produced between0 and x by impaction-
ization . This expression can be integrated from x=0 where
FL,-n.to x =d wheren,-n.-n.M.M is called themultipilica-
tion factor and for carriers created by impact ionization an
expression is givenas
" ( (a)dxf
dni)=In M1 -
no na
(4)
The quantity1- 1/Mis the numberof carriers createdby
impact ionization divided bythe total number ofcarriers.
For avalanche breakdown this ratio is equal one. The problem
with the aboveimpact ionization treatmentis that itas-
sumes the ionization rate for holes is the same as electron.
For silicon the impact ionizationfor holes is an orderof
magnitude less than the rate for electrons.Experimentally,29
the ionization rates for both electrons and holes varywith
E-field as
a-CQxp(-b/E) (5)
where C and b are constant and E is the electric field.
2.4.2 HOT CARRIER INJECTION
The second major mechanism of device degradation is the
injection of hot carriersinto the interface ordielectric
Si02.Ning etal [38]have studiedthe emissionofhot
carriers and mainlyhot electrons fromsilicon intoSi02,
where theyhad tomake manysimplifying assumptions,for
example an energy independent mean free path and a parabolic
band structure.At energies of 3.0 eV (hot carrierenergy)
the band structure ishighly nonparabolic.Karl Hess[39]
has taken a more realisticband structure and with aMonte
Carlo simulation has shown a barrier lowering effect for hot
electron emission. Notethat both Ningand Hess haveused
the "lucky electron model" for their hotelectronemission
process. Shockley developedthis modelfor explanationof
avalanche multiplication in p-n junctions [40].
LUCKY ELECTRON MODEL
The model used forp-n junctions containedthreead-
justable parameters; threshold energy for pair production by
impact ionizationE1, meanfree pathforelectron-phonon30
scattering LP and the ratio r= Li/L, where L, is themean
free path for scattering due to impact ionization for carri-
ers with energy greater than E,.The ratio r is thenumber
of phononsemittedbetween eachionizingcollision.The
probability of a carriertravelling a distanceLi.(E-E,)/Ei.,
without an ionizing collision is
L (EE 1) PoAexpPliE
p (6)
where A is a normalization constant.Therefore for a carri-
er with energy greater than E, the probability of anioniz-
ing collision is
Pb1 -P.
This model can be used to account for the exp(-b/E)depen-
dence of the ionization rate described previously.
Ningused the original lucky electron model to describe
carrier injection at the Si-SiO2 interface.At theSi-SiO2
interface the critical energyis the barrier potential3.1
eV for electrons and 3.7 eV for holes. Figure 10 illustrates
the concept of the lucky electron as proposed by Ning. Elec-
trons located a distance d away form the interface andhav-
ing a potentialenergy equal tothe barrier willovercome
the barrier and gointosilicon dioxide if theyencounter
no scattering events.Emission
Barrier
fsi
V (x)
31
Figure 10 )Band diagram for lucky electron model withbar-
rier lowering after Ning [38]
Equation (6) can be written as
Pi A exp( (8)
whereis meanfree pathand A isthe normalizationcon-
stant.The barrier lowering according to Ning is due to the
Schottky effect and tunnelingwhich is approximated inthe
following form
sm3.1 eV czE0x13 (9)
where 3.1 eV isthe Si -SiO2 interfacebarrier, E. isthe
oxide field, aE. comes from the Schottky lowering and bE.
accounts for tunneling.
2.4.3 HOT CARRIER TRAPPING
The third partof the hotcarrier degradation isthe
trapping which is the major focus of the device part of this32
work. Most of original works have extensivelybeenconcen-
trated on hot electron trapping in the silicon dioxide.But
recent experimental results suggest that hole trappingpre-
cedes electrontrapping andcanbe themaindegradation
mechanism.Our workexamines deviceaging (trapping)and
subsequent temperature annealing (detrapping) with device DC
measurements.From trapping and detrapping, it is,possible
to calculated the trapenergy levels.Electrons andholes
when injected into the interface or Si02 can be capturedby
sites which arecalled traps.Electronscan moverapidly
with a mobility of 20-40cm2 /v -sec in Si02 and movetoward
the positivelybiased gatecontact[41]. Holesarealso
mobile enough to drift significant distance in Si02, witha
mobility determined from transittime measurements thatis
in therange<2x10-scm'/v-sec[42-43].Severalmodels
have been proposed as an explanation for device aging.How-
ever, the model proposedby R. Fair etal [44] to theau-
thor's belief is the one that could best explain most of the
processes that are occurringat the Si-Si02.Fair'smodel
proposes that the instability iscaused by the trappingof
hot-holes emitted into the Si-Si02 interface or gate oxide.
FAIR AND SUN MODEL
Fair used the Svensson'strivalent silicon model[45]
to explainthe thehot holetrapping process.Figure11
illustrates the three forms of trivalent silicon, i.e.,are33
surface siliconSim, bondedtothree othersilicon,Si.
bonded tothree oxygenandoxide trivalentsiliconSi.m
close to the surface.
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Fig.11 (a) TheSi -SiO2 interfacedefects afterSvensson
[12]. (b) H, anneal after Fair [44]
Sevensson postulated that Si m is a surface trap orinterface
state,Sio is a deep hole trap,andSi. m is a deep holetrap
which iseasily ionizedandis assumedto bethefixed
surface charge Q. Figure 12 shows the five stepprocess
of device degradation.TIME
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Figure 12 )Model of interfaceand fixed chargeformation
after Fair [44]
The Fairmodel startswithhole formationin Sidueto
impact ionization and thenproposes that the electric field
normal to the Si -SiO2 interface Enorma1 being maximum at the
drain would make the holeinjection likely close todrain.
In most CMOS processes the finalstep is a H2 or N2anneal
at 400 Cfor radiationdamage andinterface trapdensity
reduction through the reaction of Hi( interstitial hydrogen)
and Si to form Si.H. The production of interstitialhydro-
gen could beeither fromSi-H orH-Hbond breakage.The
source of breakageenergy could come from the recombination
of holes andelectrons at hydrogen-relatedcenters inthe
SiO2. Energy releasefrom recombinationevents isthrough35
phonon-generation processes[46].Thefollowingreaction
shows the H-H dissociation
+ e- + H2 2Hi
In the presence of Hi, interface states Si, can be created
Si,H + Hi --->Si, + H2
Interstitial hydrogen can also create a hole trap Si.,
Si.,-0-Si. + Hi ---> Si., + Si.OH
The final reactionis the ionizationof Si., withanother
hole
Si., + ---> Si.,
The morphology and chemicalstructure of Si -SiO2interface
defects have been under extensive investigation [47-49]be-
cause of their effects on MOSFET devices, we will presenta
more detailed picture of Si-Si02interface in chapter 7of
this work.36
3. EXPERIMENTAL TECHNIQUES
In the semiconductor materialsa variety ofdifferent
techniques are used to investigatethe defects in thefor-
bidden gap.Forexamplethecarrierpopulationcanbe
changed thermaliy,optically and electrically and the result-
ing effects can be usedin variety of ways tocharacterize
materialand device defects.Beginning at 1970 a new tech-
nique based onsemiconductor junctions was developed by Sah
et al [50].In the junctiontechnique the position ofthe
Fermi levelrelative tothe bandedges isaltered byan
applied bias.For example inthe reverse biasedjunction,
the junction is depleted of mobile carrier.Thiscondition
can be treatedusing linearizedrate equations.Anyper-
turbation tothejunctionwill decayexponentiallywith
time and can be monitored with either capacitance or current
and is a function of the charge-state of the defects inthe
junction.One ofthemostwidely usedversionsofthe
junction method isdeep level transient spectroscopy (DLTS)
introduced by Lang [51] in 1974.
In this chapter, the measurement systems used for character-
ization ofoxygeninduced microdefectsandhotcarriers
degradation are described. Thefirst section is devotedto
deep level transient spectroscopy and a brief description of
both capacitance and current DLTS will be presented.In the37
following sections photocapacitance measurement, fast fouri-
er infrared spectrophtometry (FTIR), and MOSFET devicemea-
surementand aging systems will be presented.
3.1 DEEP LEVEL TRANSIENT SPECTROSCOPY (DLTS)
Deepleveltransientspectroscopyisanefficient
method of evaluatingdeep levelimpurities insemiconduc-
tors.A Schottky diodeor ap-n diodecan beused asa
junction.DLTSprovidesarapidspectroscopicanalysis
method, a measurement taking lessthan an hour can giveat
least some information about allthe deep levels in asam-
ple.During a measurement an average is formed over a large
number oftransients andthis canreduce thenoise.The
weak points of DLTS are its inability to determine accurate-
ly the temperature of DLTS peaks [52], and the energylevel
of nonexponentialtransients[53-54].Figure 13showsa
DLTS system.It consists of a sensitive capacitance meter (
Boonton 72B with a response time of -1 ms), a pulsegenera-
tor, anda dual-gatedsignalintegrator whichtakesthe
difference between timet, andtime t2and thenaverages
this by means ofa boxcar averager. AnX-Y recorder oran
HP9845B computer isused for plottingthe boxcaraveraged
output versus temperature.Thetemperature was variedbe-
tween 100K and 420K. Most of measurements were done in200K
to 350K range.SQR
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Figure 13)TheOSU capacitanceDLTS systemdiagram with
detectability limit of 1.0E11 / cm339
3.1.1 TRANSIENT ANALYSIS
When a defect is present in a semiconductor it normally
gives riseto anenergylevel inthe bandgap.Ifthe
energy level isclose to edgeof the valenceband orthe
conduction band (SHALLOW level), itcan be ionized andde-
termines the conductivity of the semiconductor.Levelspo-
sitioned more centrally are DEEP levels.These levels could
be due to crystallattice defects or impurityatoms.Deep
levels can act as a trap centers causing either electronor
hole to bound to them.The emission of charge from the trap
will occur only after a finitelength of time tC, thetime
constant ofa trap.Emissionrate ofelectrons e,isa
function of temperature of the material, and activationen-
ergy 4E. Herethe analysisis for electrons,there isan
analogous emission and capture of holes.The emissionrate
can be expressed as
cln<vn>Ncexprib")
g
en
KT (10)
wherec,is electroncapture crosssection, v.isthermal
velocity of electron,and lq,is theeffective densityof
states atthe conductionband.The activationenergyin
equation (10) isa free energy,however thethermodynamic
quantity derivedfromthe temperaturedependenceofthe
emission rateis anenthalpy [52].Theenthalpy andthe
free energy are equalonly at T=0.Therefore, theactiva-
tion energyobtained froman Arrheniusplot isthefree40
energy obtainedby alinear extrapolationto T=0ofthe
temperature dependent free energy at the measurement temper-
ature.However, this isnot alwaysthe sameas thefree
energy at the measurement temperature.The inverseprocess
of emission iscapture and associatedcapture rate C.An
expression for thetime rateof change ofelectrons ata
trap can be written using emission and capture rates
do
dt=
e Cnnpr
The rate of change for holes is
dp
dt
=e C pPRT (12)
where n, and P,arethe trap concentrations ofelectrons
and holes respectively, and their sum equals Np. n an pare
untrapped electronandholeconcentrationsrespectively.
The rate equation for trapped electrons is,
drzr
=Csnri+ e p)(N T-nr pp+einT dt (13)
For an electron trap where wehave only emission (C,,e,
qp-0)equation (13) can be written as
dnT
dt
ennT (14)
where the solution to this differential equation (14) is
nT(t) = raT(0)e (15)41
3.1.2 CAPACITANCE DLTS
For an asymmetric p-n junction the space chargeregion
(scr) is essentially on the side with lowest doping andfor
a Schottky diode is all in semiconductor.Figure 14 shows a
Schottky diode with stacking faults and micorprecipitates.
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Figure 14) N-type silicon with Schottky diode
The capacitance for a plate capacitor is
ee0A. C- (16)
where fcais thedielectric constant, A isthe area ofthe
capacitor, andW isspace chargewidth.Thecapacitance
expression for the diode Figure 14 is
qeeo(ND- n
(2(V + Vbi)
C 12N
nr (17)42
From equation 15and 17 anexpression for thecapacitance
transient is given by:
-t
rzr nr(0)e C-C°(1-2ND)-C
°(1
2ND
From Equation 18 the following equation follows at t=0.
NT
C0
D
3.1.3 TIME FILTERING TECHNIQUE OF DLTS
(18)
(19)
One way of determining the time constant of an exponen-
tial transient is to recordthe full transient and toplot
log4C versus time andcalculate the slopeof a linewhich
results (this method will beused in the next sectionfor
the photocapacitancetechnique).Thistechniqueisvery
time consuming and since it uses only one transient, it does
not have the noisereduction capability.DLTS uses asam-
pling technique to determine thetime constant of anexpo-
nential transient.One sample is taken after a time t,and
another after atime t2,their differencecan beplotted
versus temperature.Figure 15 after Lang [52] shows that at
low and hightemperature the differencebetween t1 andt2
essentially goes to zero. The difference S(T) is given by:
5(T) C(t 1)- AC(t2)LIC(0)(exp(Tt )-exp(ta (20)43
S(T) has a maximum for certain time constant tr.. the rela-
tion between the time constant tnax and t, and t2 is
determined by differentiatingS(T) with respectto t and
setting the result equal tozero which results in thefol-
lowing expression
tmax-
(t2t1)
(21)
ln F
A peak will occur when t1and t2 satisfy equation (20),at
some particular temperature.The peak height is independent
of the absolute value of t1and t2, only the ratiobetween
them is important.For all measurements in chapter Fourwe
selected t2 /t1 =4 which is a reasonable choice for highsen-
sitivity and a range of different time windows.The capaci-
tance transient isalways positive fora minoritycarrier
trap and negative for majority carrier trap [52].
Figure 16a shows thecapacitance transient causedby
thermal emissionfroma majoritycarriertrap ina p-4-n
diode. At t<0, the junction is under reverse bias toestab-
lish space chargeconditions in whichstates in thespace
charge region (scr) are empty because no mobile carriers are
available for capture. At t=0, a biased pulse towardzero
momentarily collapses the scr and making the majority carri-
ers available for capture, the depletion region goes to zero
and capacitance is large.At t=0÷, the pulse is turnedoff
and reverse biasrestablishedthe junction capacitanceis
reduced because the compensating majority carrier charge has
been trapped in the space charge region.At t>0 the capaci-44
tance goesback toitsquiescent valuesduetothermal
emission of trapped electrons.Figure16b is ananalogous
process for thermal emission from a minority carrier trap.
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Figure 15)Implementation of timefiltering by means ofa
double-boxcar. The outputcorrespond to averagedifference
at sampling time t1 and t,after [52]0 "MAJORITY
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Figure 16a)Thecapacitance transientcausedbythermal
emission from a majority carrier trap.
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Figure 16b )Thecapacitance transientcaused bythermal
emission from a minority carrier trap after Lang [52].46
3.2 CURRENT DLTS
The capacitance DLTS techniqueis limited in thecase
of smallFET deviceswhich haveonly verysmallcapaci-
tances.Instead, currentDLTS isused forcharacterizing
MOS. devices [55-60].An schematic diagram of currentDLTS
can be seen in Figure 17.Asshown, a pulse isapplied
to thegate ofatransistor whichrepeatedlyturnsthe
transistor "on" and "off".During the off state any trap at
the interface of Si-SiO2 andchannel of MOSFET devicewill
be filled, and during the on state the filled trapspresent
in theresulting depletionlayerwill emitthecaptured
carriers.Chen et al[57] have derivedan expressionfor
the resulting drain current from the emission rate andcon-
centration of bulk traps.The expression is for linearre-
gion ofthe transistor operationwhereVds is small,and
is given as
id.-pC0L(V
ge{V,8+20F+P.01-21V2---j;exp(-71-}-1-7--2ds)Vd,(22) (
N, represents the trap concentration.Using the rate window
concept, thesame proceduresareapplied tothecurrent
transient measurementsaswere presentedforcapacitance
deep level transient spectroscopyto obtain the position of
the traps in the bandgap and the trap concentration.HP 9845B
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Figure 17)The currentdeep leveltransientspectroscopy
system diagram.48
3.3 PHOTOCAPACITANCE MEASUREMENT
Photocapacitance transient measurements have beenused
here to further investigate the oxygen induced microdefects.
The measurements were made on the same samples used for DLTS
measurements to ensurea correlationof theobservations.
Photocapacitance isrelated toDLTS andTSCAP(Thermally
simulated capacitance).Allthese systemsareparametric
measurements, i.e., the effectof the filling andemptying
of traps is monitored by the change in junction capacitance.
Photon stimulated emission processes have been summarized by
White [61] and Bois etal [62] where photocapacitance isa
slowly varying function ofthe incident photon energy,and
fitting parametersare neededto determinethethreshold
energy and opticalcross section.Therate equation(13)
can be modified to include the optical emission rate.
dizrCnrt+ep+ep)(NT-nr)-(CpP+en+en) dt nT
Where
e°P=a° S
enenS
(23)
(24)
(25)
and s: are the optical electron and hole emission rates,
and et:are electron and hole capture rates respectively, and
S is the optical flux in photons/cm' sec. The opticalprop-
erties of a givendefect can be definedby or anda;,which
are functions of photon energy.In n-type samples,aVh$,)is49
the optical absorptioncross section.To obtainthe ovhv)
cross section, samples were maintained at steady low temper-
ature of 120 K with anexpander DE-2 and a Heliumpump.A
monochromatic light (tungstenhalide source through amo-
mochromator) isfocussed onthe samplewith awavelength
such thathv<6E Thephotonenergy isthenslowlyin-
creased.When the photon energy comes close to beingequal
to the defect energylevel, trapped electrons arepromoted
to the conductionband by thephotoelectric effect,which
will produce a change in the junction capacitance.The pho-
tocapacitance method is complicatedby the fact thatabove
the photoionization threshold thecapture cross-sectionis
a function of photon energy.Furthermore, the optical cross
sections are usuallyvery small andthe light sourcesare
not veryintense.The photocapacitancemethod overallis
very slow andcalculationof energy levelsare verytime
consuming, i.e.,the timeconstant ofaphotocapacitance
exponential transient is obtained by plotting log acversus
time and calculate the slopeof the line which resultsfor
one wavelength; this will be one point on the energyversus
thecross-sectionplot.Otherpointsareobtainedby
repeating the timeconstant calculation process.Fromthe
photon energy versus cross-section plot, the optical ioniza-
tion energy is obtained.Figure18 shows thephotocapaci-
tance system diagram.50
I. Tungsten halide source
II. Silicon/Germanium filter
III.Convex lens
IV. Input grating of the monochromater
V. Jarrell-Ash Monochrometer
VI.Output Grating of the monochromater
VII.Expander DE-2
VIII. Quartz window
IX. Schottky diode
X. Temperature regulator
XI. Cryogenic vacuum pump
XII.Helium pump
XIII. HP 4280A Capacitance measurement system
XIV.HP9836 Computer
Figure 18 )The Photocapacitancesystem diagram.51
3.4FAST FOURIER INFRARED SPECTROPHOTOMETRY (FTIR)
FTIR measurements wereusedbefore heat treatmentto
measure the oxygen andcarbon concentration and afterheat
treatment to measure thereduction in these twoconcentra-
tions.The infrared regionstarts at awavelength 0.7um
and ends at 500um.Normally infrared measurments areex-
pressed in terms of wavenumber which is the inverse of wave-
length in units of centimeters.Infrared absorptiongener-
ally corresponds tochanges invibrational androtational
levels of a molecule.Infraredabsorption occurs whenthe
frequency of the alternating electric field associatedwith
the incidentradiation matchesapossible changeinthe
vibration or rotational frequency of the absorbing molecule.
When a match occurs theincident frequency can beabsorbed
by the moleculecausing achange in theamplitude ofthe
vibration or a change in the rate of rotation.A changeof
dipole moment isnecessary fora molecule inorder tobe
able to absorb the incident electromagneticradition.Oth-
erwise, noenergy transferto moleculeispossible For
example N2 or 02 which have symmetricl chargedistributions
can not be detected by the infrared method.Figure 19 shows
a FTIRmeaurement ofabsorbancevs wavenumberwherethe
carbon absorption is at 604 cm-J- and oxygen at 1106 cm-1.A
correlation factor is defined based on ASTM standards and is
used to calculate the concentration of oxygen and carbonin
silicon.ILAB
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Figure 19) FITR measurementsof absorbance vswavenumberof
heat treated wafers53
3.5 MOSFET DEVICE AND AGING MEASUREMENT SYSTEMS
A TECAP(TransistorElectricalCharacterizationand
Analysis Program )system was used to analyze MOSFET devices
before and after aging.TECAP is a set of HP software which
transforms measureddata intotransistor modelparameters
[63] which are usedfor circuit simulationsystems.TECAP
was used in this study to accurately measure deviceparame-
ters suchas thresholdvoltage, devicecurrents andsub-
threshold currents before and after aging.The TECAPhard-
ware consist of an HP9836 desktop comuputer, HP4145 semicon-
ductor parameteranalyzer,HP2671 thermalprinteranda
probe station.Thecommunication betweenthe hardwareis
through HP-IB. An HP4280A canbe added to TECAP tomeasure
C-V plots.Figure 20 shows the TECAP system.For the aging
system a setof hardwaresimilar to theTECAP systemwas
used with anin-housedeveloped software[64] tomonitor
automatically device parameters such as threshold, transcon-
ductance, substratecurrent, devicelinear andsaturation
currents atpredefined times and calculate thedegradation
rate ofthese parameters.After agingn-channeldevices,
some of thesewere used forcurrent-DLTS measurementsand
some for hot chuck measurements for studing the defect ener-
gy levels and detrapping processes.MEASUREMENT
HP 4250A
CAP
MEASUREMENT
HP 4145A
DC
MEASUREMENT
CONTROLLER
RS232
HP 9817A/36A/36C
(PASCAL)
HP 91330
MASS STORAGE
PROBE STATION
RK 681, RK 1032 HP 2671G
EG 1034X PRINTER
CO 2001
HP 7475A
PLOTTER
54
Figure 20)TECAPTransistor parametermeasurementsystem
[63]55
4. EXPERIMENTAL PROCEDURES AND RESULTS
PART I. MATERIAL CHARACTERIZATION
In first section of this chapter different heattreat-
ment cycles forinducing oxygenmicordefects andstacking
faults willbe presented.Inthe secondsection abrief
introduction to the fabricationof Schottky diodes onpol-
ished silicon surfaces willbe discussed. The lastsection
will beon DLTSand photocapacitancecharacterizationof
heat treated wafers with different initial concentrations of
oxygen and carbon impurities.
4.1 HEAT TREATMENT CYCLES
The wafers usedin thiswork wereprovided fromtwo
vendors and then numbered alphanumerically. They werephos-
phorus-doped, n-type, 100 mm diameter Czochralski (CZ) sili-
con of (100)orientation withresistivity of5-7ohm-cm.
To induce microdefects and stacking faults various annealing
cycles were carried out, asshown in Figure 21.Since,we
are interestedin studyingthebulk stackingfaultsand
microdefects, wafers werenot subjected tothe firsthigh
oxygen outdiffusion asis normally donein the threestep
(high-low-high) CMOS heat treatment cycle.Wafers were heat
treated at 750 Cfor 16 hours innitrogen to maximizethe
oxygen precipitationandthen weresubjectedtovarious
high temperatures in a nitrogen gas ambient forprecipitate56
growth. Anhour oxidationwasdone afterthe low750C
anneal to reduce surface pits.
1150 C 15 HRS
1100 C 15 HRS
750 C
NUCLEATION IN N2
1050 C 15 HRS
25 HRS 20 HRS
GROWTH IN 1 HR 02 INITIALLY, AND
THEN IN N2
Figure 21 )Heattreatment cyclesfor studyingthebulk
microdefects and stacking faults.
The oxygen andcarbon concentrationswere determinedwith
FTIR measurements using either a Nicolet or Digilabinstru-
ment.All the measurementswere based on1979 ASTMstan-
dards. Table 1shows theFTIR measurementof oxygenand
carbon concentrations before and after a 750 C/ 16 hours and
1050 C/ 16 hours heat treatment cycle. Stacking faultswere
not detected optically on wafers 3,4,16,18,22,and 23.57
WAFERS HEAT TREATEDAT HEWLETT-PACKARD
WAFER OF-OI
PPMA
CI
PPMA
CF
PPMA
STACKING
FAULTS
3 20.879 .038 .032 NO 4 19.61 .096 .113 NO 9 20.195 .034 .053 YES 10 19.708 .096 .137 YES 16 21.84 0 .027 NO 17 20.373 0 0 YES 18 19.221 .103 .124 NO 19 16.332 .093 .073 YES 22 19.299 .043 .119 NO 23 19.45 .051 .105 NO 24 17.143 0 0 YES 26 17.535 0 0 YES 27 21.102 0 0 YES 31 19.618 0 0 YES
WAFERS HEAT TREATEDAT OSU
55 25.173 0 0 YES 71 26.010 0 0 YES 107 19.136 0 0 YES
Table 1 )A summary ofmain wafers usedfor studyingthe
bulk defect with DLTS.
The possibility that facility-related impurities play a role
in this study is reduced by heat treatments at two different
locations, at the Hewlett-Packard fabrication facility,and
at Oregon State's silicon material processing laboratory.58
4.2 SCHOTTKY DIODE FABRICATION
The theoreticalmodels ofmetal-semiconductorinter-
faces have beendescribedin severaltext books[65-66].
Investigation into the actualphysical picture of themet-
al-semicondutor interfacehas beenan activearea ofre-
search due to the important effects on semiconductordevice
characteristics [67].In thiswork,we willusevarious
techniques to obtainlow leakage diodeson n-typewafers.
After atwo stepsheat treatmentcycle, about20 umwas
etched from thesample surface toremove any denudedzone
that might have formed.Initially, a combination of mechan-
ical polishand chemical(CP4 orPlanar) etchwasused.
this techniqueresulted in a very poor yield (highleakage
Schottkydiodes).ThesecondmethodwasPlasma etch
(SF6+02) to etch silicon surface. The plasma method improved
the silicon surfaces and resulted in a very repeatablepro-
cess with lowleakage Schottky diodes.Figure22 showsa
three stepsprocesstofabricate Schottkydiodesonan
etched silicon surface.After theplasma etch, thewafers
were processed in aHF tank for twominutes to removeany
native oxide and then 5 mins in rinse and dry.Immediately,
after these simple cleaning steps, the wafers were placed in
a vacuum chamberfor metaldeposition.Back sidecontact
were made initiallywith aluminum evaporationand thenan
alloy at 300 C to ensure ohmic contacts. Then, aluminumwas
evaporated through ametal dot maskto fabricateSchottky59
diodes on the front side of the wafers.Capacitance-voltage
(C-V)andcurrent-voltage (I-V) characteristicswere
checked before anyDLTS measurement toensure lowleakage
(less than 1 um).I-V and C-Vcurves of a typical Schottky
diodes are shownin Figure23.The currentdensity ofa
diode can be expressed as
J = Jsexp(qV ,kT
f or v > nKT
N-TYPE SILICON WAFER 4. Nsi,
WITH STACKING. 0 FAULTS - 0/1%,,,
AND MICRODEFECTS
CHEMICALLY OR PLASMA
ETCHED SURFACE
SCHOTTKY DIODES ON
ETCHED SURFACE
NOMMO-
.'
(26)
Figure 22) A three stepprocess to make Schottky diodeson
an etched silicon surface.20
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Figure 23) I-V and C-V characteristicsof a heat treated and
plasma etched wafer (#71)0.0
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Figure 24)Saturation currentand idealityfactor canbe
obtained from log-linear I-V plot (wafer #25)
where Js is thesaturation current densityand can beob-
tained byextrapolatingthecurrent densityfromthea
log-linear plotto V=0.Figure 24showsthe forwardand
reverse current densities of a Schottky diode on wafer#25.
The parameter (n) is called the ideality factor. The ideali-
ty factors for Schottky diodes made for this study were very
close to unity (n= 1.1).62
4.3 DLTS CHARACTERIZATION OF HEAT TREATED WAFERS
Schottky diodes onetched silicon surfaceswithac-
ceptable leakage currents(less than50 uAat -2.5volts
reverse bias) wereused for characterizingthe oxygenin-
duced microdefects.A C-V plotwas done to ensurereason-
able diodecharacteristicsbeforeanyDLTSmeasurement.
Schottky diodes are asymmetric junctions where the depletion
region is primarily in the low doped silicon materialside.
DLTS signals are sensitive to only the defects indepletion
region which is on the order of 2 um at the highestreverse
bias.Therefore, a denuded zone of 5-20 um has to be etched
off forDLTScharacterizationofbulkmicrodefectsand
stacking faults.CapacitanceDLTSmeasurementsinitially
were performed on both n- and p-type silicon wafers [68]. In
order to correlatethe DLTS resultswith the physicalde-
fects, a Wrightetch [69] wasused to preferentiallyetch
the silicon surfaces under theSchottky diodes.A correla-
tion was found between the stacking faultsize anddensity
and the DLTS trap concentration measurement when the initial
carbon concentration in a wafer was below the FITR detection
limit which is lx1015 /cm3 [70].Figure 25 shows the results
forwafer #25 with no heattreatment and no surfaceetch.
The DLTS spectra shows no peaks and there werenomicrode-
fects on theetched wafersurface afterWright etchwith
optical photo with magnification of about 1500X, as is shown
in Figure 25. Plasma etch (SF6 +02) was usedto etch ofthe63
silicon surfaces sincemechanical andchemical etchesre-
suited in high leakageSchottky diodes .Figure26shows
the DLTS measurementof aSchottky diodefabricated ona
control wafer with no heat treatment but with 25 micronsof
thetop surface etched off in a SF6+02 plasma. No DLTS peak
was detectedon plasmaetchedcontrol samples,andthis
method was used foretching off the denudedzone.Figures
27-37 show thatwafers 3,4, 9, 10, 16, 18, 19, 22, and23
have no DLTS peakeven in thepresence of stackingfaults
(Wafers 9, 10, 19 have stacking faults). Wafers 17, 24,26,
27, 31, 55, 71, and 107all have a consistent DLTS peakat
260 K(for aDLTS ratewindow oft1/t2=10/40). Theonly
difference between these two setsof wafers is theinitial
carbon.When asmalltrace ofcarbonis detectedona
wafer, thenthe theoxygeninduced micordefectsshowno
electrical activity. Table 2 summarizes the DLTS measurement
results. The wafers were heat treated in two different loca-
tions to minimize the the possibility thatfacility-related
impurity concentrations play a role in this study. Figure 38
shows the Arrhenius plotof theemission rates vs tempera-
ture. A single dominant energy level at E-E,=.48 +/- .05 ev
was detected on wafers 17, 24, 26, 71, 55, and 107indepen-
dent offacility whenthe carbonconcentration wasbelow
detection limits (figure 38).
Figure 39a showsDLTS the spectraof control waferB
with no heat treatment or plasma etch before anymechanical
damage to silicon surface. No peak was detected as expected.64
However, afteran intentional mechanical damage to the sil-
icon surface under the Schottky diode a peak very similar to
that which was detected onwafers with stacking faultsbut
with low carbon was obtained. The interesting point isthis
peak is alsovery similarto Omling's[27]DLTS levelD
(see page 17-18). Omlingrelated the DLTSline D to"Dan-
gling bond" centers using EPR.
We will discuss this subjectin chapter 7 and willde-
velop amodel thatmightaccount fortheseexperimental
results [71].200
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Figure 25) DLTS spectra ofcontrol sample #25 with nosur-
face etch or heattreatment tl/t2= 10/40mS, Np=o andthe
optical photo of the etched silicon surface withmagnifica-
tion of 1500X100
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Figure 26) DLTS spectraof control sample#I with noheat
treatment, but about 25 micronswas plasma etched fromthe
wafer surface toexamine the plasmaetching effect onthe
silicon surface.tl/t2=10/40mS, Np=0andtheoptical
photo with magnification of 1500X100
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Figure 27) DLTS spectra of wafer #9. Carbon concentration is
2.56E15/cm3. No electrical activity is detected. t1/t2=10/40
mS, Na,=0 and the optical photo of the etched silicon surface
with magnification of 1500X0
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Figure 28) DLTS spectraof wafer #10. Carbonconcentration
is6.8E15/cm3.Noelectricalactivityisdetected.
tl/t2=10/40mS, N=0 andthe optical photoof theetched
silicon surface with magnification of 1500X10
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Figure 29) DLTS spectra of wafer #16 .Carbonconcentration
is1.349E15/cm3 Noelectricalactivityisdetected.
tl/t2=10/40 mS, N.,=0and theoptical photoof theetched
silicon surface with magnification of 1500X-s
-10
- Is
-20
-25
-30
-35
-45
50130190200210220230240250260270280290300310320
TEMPERATURE (K)
70
Figure 30) DLTS spectraof wafer #17. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, NT= 2.0E12/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X-10
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Figure 31) DLTS spectraof wafer #24. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, Isir1=7.0E11/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X0
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Figure 32) DLTS spectraof wafer #26. Carbonconcentration
is below detection limits. tl/t2=10/40mS, NT=3.69E11/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X0
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Figure 33) DLTS spectraof wafer #27. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, Np=8.1E11/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X-10
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Figure 34) DLTS spectraof wafer #31. Carbonconcentration
is below detection limits. tl/t2=10/40mS, N,=6E11/ cm' and
the optical photo of the etched silicon surface withmagni-
fication of 1500X-17
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Figure 35) DLTS spectraof wafer #55. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, Np=2.9E12/cm'
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500XI:
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Figure 36) DLTS spectraof wafer 171. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, Nw=3.2E12/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X-le
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Figure 37) DLTS spectra of wafer #107. Carbonconcentration
is below detectionlimits. tl/t2=10/40mS, Np=7.7E11/cm3
and the opticalphoto ofthe etchedsilicon surfacewith
magnification of 1500X78
WAFERS HEAT TREATED AT HEWLETT-PACKARD
WAFER OF-OI
PPM,.
CI
PIVIA
CF
PPAA
STACKING
FAULTS
ELECTRICAL
ACTIVITY
3 'CM
3 20.879 .038 .032 NO 0
4 19.61 .096 .113 NO 0
9 20.195 .034 .053 YES 0
10 19.708 .096 .137 YES 0
16 21.84 0 .027 NO 0
17 20.373 0 0 YES 2.0E12
18 19.221 .103 .124 NO 0
19 16.332 .093 .073 YES 0
22 19.299 .043 .119 NO 0
23 19.45 .051 .105 NO 0
24 17.143 0 0 YES 7.0E11
26 17.535 0 0 YES 3.69E11
27 21.102 0 0 YES 8.1E11
31 19.618 0 0 YES 6.0E11
WAFERS HEAT TREATED AT OREGON STATE UNIVERSITY
55 25.173 0 0 YES 2.9E12
71 26.010 0 0 YES 3.2E12
107 19.136 0 0 YES 7.7E11
Table 2) A summary of theelectrical activity ofwafers used
in this workwith stacking faults.Wafers withdetectable
carbon concentration show noelectrical activity.100
10
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A
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Figure 38) Arrhenius plots of emission rates for wafers17,
55, 71, and 107. A single dominant energy level at E-Et.--.48
eV was detected on wafers with low carbon.N
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Figure 39a) DLTS spectra of control wafer B beforemechani-
cal damage.
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Figure 39b) DLTS spectra of control wafer B after mechanical
damage.81
4.4 PHOTOCAPACITANCE CHARACTERIZATION OF HEAT TREATED WAFERS
Photocapacitance measurements were done on approximate-
ly twenty different samples.The purpose of thesemeasure-
ments was to observe a correlation between DLTS and photoca-
pacitance measurements.Photocapacitance measurements
showeda clear correlation with DLTS signals on electrical-
ly active wafers such as 55, 71, 107 and a lack ofresponse
on electrically inactive waferssuch as control andwafers
10 and 16.In terms of theprediction of energy levelsof
deep levels ,DLTSpredicted a dominantlevel on allheat
treated wafers with stackingfaults at .48+/- .05 eVand
photocapacitance measurements showed a spread of .1 eVcen-
tered around .46 eV. These measurements were consistent over
several samples on asingle wafer.A typicalphotocapaci-
tance measurement involve the following three steps.
1. The Schottkydiode ismounted inthe expander(figure
18), and connected to thecapacitance meter (HP 4280A)via
two shielded probes.Thediode hasto bealigned tothe
tungsten light source.This alignment can be done whenthe
monochromater is set tothe visible light frequencieswith
two biconvex lenses.
2. After alignment,the diode iscooled down to120 Kby
using a closed liquid helium pump system.A Xylene contain-
er is used to establishavacuum in the expander DE-2be-82
fore the cooling process is initiated.
3.The capacitance transient needs to be obtained atregu-
larintervalsofa100nMstartingat1300 nMThe
monochromater is used to select the 1300 nM output.A sili-
con filterisinsertedin frontofthetungstenlight
source.A metallicshutter isinserted toblock offthe
radiation ("dark" state).A program on the HP 9836 comput-
er [72] that controls thedata collection from HP 4280Ais
run to initialize the experiment.The shutter that has been
blocking off the radiation is removed after theinitializa-
tion is completed.The HP9836computer starts tocollects
data based on the number of readings andintervalsbetween
each reading.Datacanbe plottedonthe screenorbe
dumped on a printer.
This completesthe measurementsof thephotocapaci-
tance transientfor onewavelength.The samethreestep
procedure can beused to obtaintransients at otherwave-
lengths.Due to second or even third harmonicsat 2000nM
or higher wavelengththe siliconfilter isreplaced bya
germanium filter.
A typical photocapacitance transient of a control sam-
ple with noheat treatment isshown in figure40a.Wafer
#55with heat treatment shows the an exponentialvariation
of thecapacitance withtime (Figure40b). Aspreviously
mentioned, wafer#55 hadstackingfaults butthecarbon83
contentwasbelowdetectionlimits ofFTIR. Wafers
9,10,19,and 23 did not show any photocapacitancetransients
which confirms that the carbon content can reduce orelimi-
nate the electrical activityof stacking faults.Thetime
constant of each capacitance transient is extracted.A plot
of log (A C versustime results a straight lineconfirming
the exponential natureof thetransient).The inverseof
the slope ofthis line isthe time constantof thetran-
sient.Figure 41a showsthe opticalcross-section vsthe
photon energy. Figure41b shows thatour experimentalre-
sults closely follows theLucovsky model [60].Theinter-
sectionwithenergy axis determines the energy level asso-
ciated with the defect and theslight flattening out at the
lowerenergies couldbe due toa spread of energylevels
centered at .46 eV [73].10
oo cos co mso co coo 07cm
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Figure 40a) Photocapacitancetransient associated withthe
control sample (see figure 25).
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Figure 40b) Photocapacitance transient associated with wafer
#55 (see figure 35)Temp. 129K
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Figure 41a)Optical cross-section versus photon energyfor
wafer #55
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Figure 41b)Lucovsky model closely follows the experimental
data for wafer #55.86
5. EXPERIMENTAL PROCEDURE AND RESULTS
PART II. DEVICE CHARACTERIZATION
In this chapter n-channel MOSFET device reliability and
hot carrieragingtesting procedureswillbediscussed.
Devices with an effective gate length of less than .8 micron
were subjectedto hotelectronand hotholedegradation
conditions.Then, these devices were subjected to high tem-
perature toinvestigate detrappingofhot carriersasa
function of temperature.In lastpart of this chapterthe
effect of carbon onthe interface ofSi -SiO2 will bepre-
sented.
5.1 HOT ELECTRON AGING PROCEDURE AND RESULTS
As the MOSFET devicedimensions continue to shrinkto
below 1 micron, departures from long channel behavior occur.
Two main departures are:
1. In thelong channel devicegate and substratevoltages
control the channel.However, in short channel devices gate
and substrate voltagecontrol of channelare weakenedand
velocity saturation and theinfluence of deviceboundaries
can modify the current flow.
2. The high field effects can lead to carrier multiplication
and injection of electronsand holesinto the Si-Si°,in-
terface and oxide .87
The focus of this chapter is on high field issues.Hot
electron related problems havebecome an importantproblem
in CMOS and BICMOS technologies.One approach to manage hot
carrier effectshas beento reducethe operatingvoltage
from the standard 5 Volts to 3.3 or even 2.5Volts.Howev-
er, this approachleads to thefurther problem ofcircuit
compatibility and reduces device performance.In thissec-
tion, procedures for measuringthe hot carrierdegradation
of submicron devices is presented.N-channeldeviceswere
subjected the maximum aging stress, this was done byapply-
ing a high drain voltages (Vd=7.0 volts for devices with 200
A oxide) and gate voltage ofabout half of the drainvolt
age.From impact ionization electron-hole pairs aregener-
ated, electrons enter theoxide and theholes can becol-
lected by eithertheoxide or the substrate terminal which
is called the substratecurrent.Figure 42 shows thesub-
strate current as a function of gate voltage.The substrate
current increases first with VG to a maximum, and then start
to decrease, the substrate currentcan be used tomaximize
the aging process.The maximum in substrate current canbe
explained [65] by assuminga uniform impactionizationin
the pinch-offregion wherethesubstrate currentcanbe
written as
/9t,==1da1L. (27)
where ais the ionizationcoefficient,and JL is thelength
of the pinch-off region.-50
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Figure 42) Substrate current as a function of gate voltage.
As gate voltage (Vg) increases,for a given Va, bothVcissat.
and Laincrease.When Va5,m.tincreases thelateralfield
deceases which cause a reduction intheimpactionization
rate or a. The lateral field can be written as
(viVdegi)
Elatorat (28)
For a given Va, as V.increases, both La and V1.. increase.
WhenVa,,tincreases the lateral field Elatara1decreases,
causing a reductiona. Therefore, wehave twoconflicting
factors La anda.The initial increase of Lk is causedby89
the increase of drain current with Vg, and at larger V,the
decrease of Is,is due tothedecrease of theionization
coefficient a.
Figure 42 shows that the maximum Isb is at Vg=2.2 Volts
and Figure 43 shows the IdVd and subthresholdcurveswhich
have been measuredbefore thedevice issubmitted tothe
aging process.These twomeasurements couldindicateany
problem withthe devicedesign or theprocessintegrity.
The subthreshold measurementis specifically anindication
of long-channelbehavior ofsubmicron devices,i.e.,for
long channel devices,I, isnot afunction ofV, inthe
subthreshold region [65].Drain voltagesfrom 5.5to7.5
volts, Vg=2.2volts, and were appliedto
the four MOSFET terminals to measure the hot-carrier(elec-
tron) degradation as a function of time.An automated aging
system [64] wasused to measurethe degradation ofdevice
parameters such as threshold,transconductance,saturation
region currents (V,=Vg=5.0volts), andlinear regioncur-
rents (V,=50 my andV.at a certaincurrent level 5uA/uM
width) in both forward and reverse direction every 2'-' mins
where t is 2,3,4,etc.A lifetime criteria of a10-per-
cent degradationinthresholdorsaturationcurrentat
V,=V,=5.0 volts over 10 yearsof device operation hasbeen
used inindustry.Inthis study,thethresholdvoltage
shift has beenused asa monitorto studythe effectof
detrapping as afunction oftemperature.Figure 44shows90
device T32 before aging andafter 2800 mins of agingwhere
the threshold degraded by 600 mV and the forward and reverse
current by 16 and 19.55 percent respectively (stress condi-
tions: V,=6.5 and Vg=2.5volts).Once an electron iscap-
tured by atrapping site,it can bedetrapped byphoton,
field emission (tunneling) and thermal processes.Figure 44
shows device T32 after 120 mins at 110 C and 15 mins at150
C wherethe saturationcurrent andthreshold voltageare
returning close to their pre-aging values.
Thedrain current DLTSsystemwas used todetermine
the defect levels and their concentrations. Figure 45shows
the current DLTS resultsfor device T34after it wasaged
for 2800 min atV,A=6.5 and Vg=2.5volts.A pulse wasap-
plied at gate (Vg=0 -0.9 0volts )and the D.C..drain
voltage was V,A=2.5volts.A DLTSrate windowof t1 /t2
10/40 mS was used, a peak at123 C was detected on allten
different devices with submicron gate length which were mea-
sured for this study.However,DLTS signals were weakfor
the second scan at t1 /t2= 20/80 mS due to the detrappingof
captured electrons at T=140 C.Figures 46a-cshow thehot
electron detrapping as a function of time at temperatures of
25,70,and150C.Formthesedataanenergylevel
E,-E,=1.1 eV was estimatedfor electron detrapping(Figure
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Figure 43a )TECAP measurement of transistor familycurves.
Ia as a function of Vcifor Vg =O to Vg=5.0 volts fordevice
T32 with channel length of .75 micron.
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Figure 44) IciVci and IciV, curves for device T32. Before aging
and after 2800 min of stressat V,A=6.5 and V,,=2.5 andalso
after temperature annealing at 110 C for 120 mins and at 150
C for 15 mins.o
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Figure 45) Drain current DLTS results of device T34.After
the firstDLTSscan,trappingcenters areannealedwhich
results in a weak second DLTS scan.1500 ,
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Figure 46a) Hot electron detrapping as a function oftime at
25 C.
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Figure 46d) Arrhenius plot of hot electron re-emission96
5.2 HOT HOLE AGING PROCEDURE AND RESULTS
Fair 's model [44]predicted thatholes areinjected
at drain ends of a device. The hole injection process is the
first stepofdevicedegradation.Figure47showsthe
threshold shift for devices T39, T38, and T15.Theinitial
negative shiftin thresholdindicates theholeinjection
into Si-Si02 interface or oxide.Device T39 with Vg=.9has
a threshold shift ofabout (-15 mV) after100 mins dueto
hot hole injection.To study the detrapping process, sever-
al devices were aged atVg=.7 and Vci=7.0 volts tomaximize
the hole injection.We stopped the aging process after 100
mins to minimize any electron injection.The detrapping has
an extremely slow time constant at room temperature and data
at highertemperature werenot veryconsistent.Inthis
case no defect level could be calculated from the data.10000
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Figure 47 )Hole injection process for devices T15, T38, and
T3998
5.3 CARBON EFFECTS ON Si-Si02 INTERFACE
DLTS and photocapacitance characterization ofmicrode-
fects and stacking faults (Table 2) have revealed that elec-
trically active defects becomeinactive in the presenceof
carbon impurities.Carbon was implanted at 15 Kev with 1E16
to 1E20/ cm'at Si-Si02 interface and also was incorporated
during growth of a silicon ingot at 2.4 PPMAor1.2E17/cm3
[75].The effectofcarbon implantationonhotcarrier
trapping was studied.Figure 48 showsthat the hot carrier
degradation becomes more noticeableas the gate lengthde-
creases below 2 micrometer (threshold shift of about 2 mV at
Vd=7.0 and Vg=2.5 volts for 24 hours)and becomes severe at
gate lengths of one micrometers and below (1000 mV for gate
length of .6 micron).Mostof processes underdevelopment
in the IC industryare about half a micron or below and are
scheduled forrelease toproduction betweennow andyear
2000.To overcome thehot carrier problem,one way isto
reduce the power supply from the standard 5.0 volts,howev-
er thiscouldleadto acircuitcompatibilityproblem.
Based on silicon ourmaterial characterization results,we
have taken a new approach to silicon technology by introduc-
ing a carbon implantto hardenthe silicon interfacewith
Si02.Figure 49showsthethresholddegradationversus
aging time resultsof devices withcarbon and controlde-
vices with carbon below detection limit of FTIR(lEl5 /cm3).
Carbon atoms mightform avery thinlayer ofSiC atthe99
silicon surface and reduces theSi-Si spacing to matchthe
Si-0 spacing and reduce the interface states.This in turn,
leaves anSi-Si02 interfacewhich isless susceptibleto
hot carriers degradation.
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Figure 48) Threshold degradation versus gate length forde-
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Figure 49)Threshold degradation versus aging time forde-
vice with carbonimplanted orincorporated duringsilicon
growth and control device [75].101
6.A MODEL FOR THE EFFECT OF CARBON ON OXYGEN INDUCEDSTACK-
ING FAULTS AND Si-S102 INTERFACE TRAPS
Results of previous two chapters indicate that carbon can
lower the electrical activityOf oxygen inducedprecipitates
and alsocaneliminateor'decreasetheinterfacetrapped
charges at Si-Si02.A model is presented for the effectcar-
bon onthe electricalactivity ofinterface statesbetween
Silicon and SiO ingeneral terms. Itis called "thecarbon
model" .Stacking faultelectrical activityand MOSdevice
Si -Si02 interface defectscan be explainedin terms ofthis
model.
Figure 50 showsthe basic trapsand charges associatedwith
Si -Si02 [76].
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Figure 50 )Interface chargesassociatewiththeSi-Si02
after Deal [76]102
In orderto develop"the carbonmodel", Si-SiO,andSi/OP
(silicon and oxygen induced precipitate) interfaces have to be
analyzed. In both systems, we have experimental results on the
effects of the carbon impurityon the electrical activityof
defects.AtSi -SiO2interfacecarbonlowershotcarrier
degradation and at stacking faults (Si/OP)carboneliminates
the electrical active centers.Therefore, the questions to be
asked about the carbon are the following
1. What isthecommon factor betweenthe Si-Si02interface
and silicon/stacking fault interface?
2. How does carbon causethe elimination of electricallyac-
tive centers?
Wewill try to propose an answerto the first question which
is then the key to answering the second.
1. Interfacetrapped charges(Qi,) atsiliconandsilicon
dioxide
These trappedchargesareourmainconcerntheat
Si -SiO2 interface in order to develop the "the carbonmodel".
Interface trapped charges can be positive or negativeand are
due to structural defects mainly crystalline mismatchbetween
the c-Si/a-Si02.Pantelides [77] has shown that thedangling
bonds at Si -SiO2interface are dueto latticemismatchbe-
tween silicon and silicondioxide.Recent data fromOurmazd
et al [78]show that themismatch could beas high as13.2
percent between the crystalline silicon (a=5.43) and SiO2 with103
a hexagonalstructure (a=5.046c=8.23).Based onOurmazd's
model the silicon oxidation isaccompanied by a silicondia-
mond cubic transition to hexagonal SiO2 crystalline and final-
ly an amorphous SiO2 layer.Laughlinet al [79] havedevel-
oped a mathematical model for the Si-Si02 interface and estab-
lished the following results:
1. If the interface isideal (no broken or distortedbonds),
then there would be no interfacestates in or near thesili-
con.
2. Bond-angle disorder in theoxide tends to generate atail
of states near the silicon conduction band edge, but notnear
the valence band edge.
3. The only bonding defect which causes a sharp state deepin
the silicon gap is a danglingSi bond on the silicon sideof
the interface.
4. Both danglingsilicon bonds andsilicon-silicon bondsin
the oxide can induce trapstates near the conduction andva-
lence band edges.
Electron paramagnetic resonance studies by Poindexteret
al [80-81] suggest the presence of trivalent Si (P,0centers)
at the interface, thatis, Si bonded tothree Si atomswith
the fourth one a dangling bond.The density of of the centers
is strongly correlatedwith midgap Qi-tstates.Quasi-static
CV and DLTShave beenextensively usedto characterizethe
interface trappedcharges onMOScapacitors [82-85]anda104
U-shaped continuum of interface states in the siliconforbid-
den energy bandis obtained(Figure 51).Interfacetrapped
charges which have energy positions within the band gap of the
silicon substrate are able to affect devices in the sameman-
ner asthe bulktraps.Severaldiscrete levelshavebeen
associated with the Si-SiO2 interface, E-.49 ev(o, =2.9X10-16
cm2) [86-87], Ec-.50 ev [88], Ec-.40 [82],. Ev+.30 [89].
In contrast to theinterface trapped charges thefixed
and mobile charge centers are located in the oxide and are not
in communication with the siliconbulk except after theyare
injected across the high interface barrier.
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Figure 51) Quasi-static CV and DLTS analysis of MOScapacitor
after N.M. Johnson [82]105
2. Silicon and stacking fault interface
Schroder et al.[28] havemeasured thesilicon/oxygen
induced precipitate (Si/OP) interface states.They havecon-
cluded that Si/OP interface states are similar to conventional
Si /SiO2 interface states.There are also major generation-re-
conbination centers at theSi/OP interface which couldcause
lifetime degradation.Figure 53 shows Schroder's measurements
of theSi/OP interfacestatedensity distributionswitha
localized state at E-0.45 eV on two n-type samples.
We can answer the first question on page 99 now.From
Schroder [28], Johnson [82], Laughlin [79] and Poindexter [80,
81, 84], it can be concluded that silicon/oxygenprecipitates
and silicon/ silicon dioxide interfaces are similar with their
U-shaped distributionofinterface statesdensityandthe
localized states dueto danglingbonds whichare calledPb
centers.1013
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Figure 52)Density distributionof Interface statesbetween
silicon and oxygen induced precipitates fortwo n-typesample
after Schroder [28]107
CARBON MODEL
Table 2 summarized ourDLTS characterization ofoxygen
induced microprecipitates andstacking faults.Thepresence
of carbon affected the electrical activity of stacking faults,
and implantationofcarbon intotheinterfaceofSi-Si02
reduced the hot electronaging degradation [75] (figure49).
Whenever asiliconwafercontainsoxygenimpurities,the
stacking faults inducedare alwaysassociated withprecipi-
tates [3].Our results showthat thesestacking faultsare
electrically active [68,70]; however the number is reducedby
the presence of carbon.
Based on our DLTS and photocapacitance characterizations
results with wafers containing a trace of carbon, weconclude
that the electricalactivity ofstackingfaultsis dueto
thepresence ofoxygenprecipitates.AccordingtoWeigal
[30] stacking faultswithout precipitates causeonly avery
minor charge redistribution.
DLTS characterization ofOmling's silicondeformation
results [27],ourmechanicaldamagingexperiments(Figure
39), andelectricallyactive stackingfaults allshoweda
very similar DLTS peaks.Omling indicated that this DLTS peak108
could be related to danglingbonds. At the Si -SiO2interface
Pb centers(dangling bonds)which arerelated totrivalent
silicon have been detected [80-81].
Carbon can be gettered to damaged sites such as disloca-
tions, stacking faults and wafer surfaces [18].Carbonmight
form a layer ofSiC at the Si/OP and Si -SiO2 interfaces which
lowers the stressaccording toHahn [17].Evenat low(.1
PPMA) concentrations, there issufficient carbon tosaturate
the interfacialsites attheSi/OP interface[90].Carbon
incorporation in the silicon-oxideinterface states canalso
serve to reduce the density of interface states and hot carri-
er trapping sites.Theelectrical activityand trappingis
reduced either bya lowerdensity of interfacestates asa
result of a better lattice match at the Si -SiO2 and theSi/OP
interface or stronger bond strengths at the interface.109
7. CONCLUSIONS AND FUTURE WORK
It has been shownthat oxygen induced microdefectsand
stacking fault are electrically active when the carbon concen-
tration is below detection limits of FTIR.A correlationbe-
tween stacking faultsize anddensity withDLTS wasestab-
lished. A single dominant energy level at E-E,=.48 +/- .1eV
was detected with DLTS.Photocapacitancemeasurements showed
a clear correlation withDLTS signals on electricallyactive
wafers.
MOSFET devices were stressedand subsequently werean-
nealed at different temperatures.Anenergy level wasesti-
mated for electronthermal detrapping processat E-E,=1.1
+/- .1 eV.
Carbon dopingor ionimplantation atSi -Si02lowered
agingprocess of MOSFETdevices. Carbon atomsmight forma
very thin layerof SiCat Si -SiO2 interfaceand reducethe
lattice mismatch between thermal oxide and silicontoreduce
the carriertrapping sites.
Electrical activityof oxygeninduced stackingfaults
and microdefects is associated with oxide precipitate and sil-
icon interface in these microdefects. Carbon incorporationin110
these microdefects is similar to the effect of carbon onsur-
face oxide-silicon interface.The presence of carbonreduced
the electrical activity of oxygen induced defects.
Future work should focuson understanding ofmechanisms
of carbon incorporationat Si -SiO2 andSi/OP interfacesand
determine whether interface reductionis due to reducingthe
trap sites orformation of athin SiC. Itwould also bean
important step forward to optimize the carbon ion implantation
dose, energy and any required temperature annealing toharden
the silicon-oxide interface.111
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